Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator
[email protected] is safe to use (health: 45/100)
Get this data programmatically — free, no authentication.
curl https://depscope.dev/api/check/pypi/pyverilogLast updated · 2020-12-30T16:34:08.259304Z